Abstract
Introduction
Our target applications are low-cost portable embedded systems. Today, consumers demand portable applications so tiny that they go virtually undetected when not in use. An interesting aspect of this application area is the lowcost issue which puts focus on reducing the overall system cost, eg. a requirement to select a low-priced (low-quality) battery over a high-priced (high-quality) battery. Now, the amount of total energy/charge available from a battery, and thus its life-time, depends strongly on the current profile of the application [1, 2] . In particular if the peak-current exceeds a maximum-threshold the life-time starts dropping dramatically, this effect is more dominant on batteries of low quality, where up to a 20-30 percent extension of lifetime has been reported when designing for battery powered systems [1] . In figure 1 is shown both an undesirable and a more desirable schedule.
So far the main efforts in low-power synthesis can be divided into two groups: (a) Low level allocation and assignment [4, 5, 6, 7] : Here the goal is to combine functional units and operations in such a way that the internal [1, 2, 8] : Here the goal is to schedule tasks in such an order the peak system power is minimized. The majority of these algorithms are either based on meta-heuristic algorithms, or two-step algorithms [1, 2] where in step one a traditional time constrained schedule is constructed and in step two the schedule is reordered to meet the power constraint.
In this paper we present a heuristic synthesis algorithm which solves: (i) scheduling, (ii) allocation and (iii) assignment simultaneously under both a time and power constraint. This enables us to expand the exploration of the design space to include different types of functional units eg. the speed and energy usage of an operator can be traded versus the area of the operator.
Power Heuristic Scheduling
The main idea of our algorithm is to heuristically "stretch" the classical asap schedule to fit the power constraint, ie. to schedule the operators as fast as possible, but only if there is power available meaning some operators will be delayed additional cycles. The power constrained asap We have enhanced the formulation of a valid "timeextendend compatibility graph" (V 1) in [3] to include power constraints using the pasap and its time-revesed palap algorithms. Then the solution to the synthesis problem with the minimum area and using least interconnect is the problem of finding the Partial minimal cost clique partitioning of V 1 which does not violate the power constraint. As in [3] we will heuristically solve the clique partitioning problem, through a greedy approach ie. evaluate the V 1 graph and pick a "best" decision, which is then scheduled, allocated and assigned and then repeat the process until no operators are left. During this we need to ensure feasibility, as pasap and palap are heuristic algorithms they depend on what operators have been scheduled, therefore a sequence of assignments might cause the deletion of unscheduled operators, causing an invalid schedule. The solution is to backtrack one step and lock the start time of all unscheduled operators to the pasap schedule (which was valid) and then continue.
We have benchmarked the algorithm on some CDFGs, where we have investigated the area of the resulting circuits as a function of time and power constraints. The results are shown in figure 2 . The FU library used in the tests is shown in table 1.
Conclusion
In this paper we have presented an algorithm for time and power constrained synthesis of digital circuits. We have applied the algorithm on the traditional synthesis benchmark sets and investigated different regions in the time-powerconstraint space. For our benchmarks we have found that we are able to trade in a small amount of area to obtain a solution which fits our power requirements.
